

FileEditFlowToolsReportsWindowLayoutViewRunHelp

Q: Quick Access

Ready

10us

Default Layout

Flow Navigator

PROJECT MANAGER

Settings

Add Sources

Language Templates

IP Catalog

IP INTEGRATOR

Create Block Design

Open Block Design

Generate Block Design

SIMULATION

Run Simulation

RTL ANALYSIS

Run Linter

Open Elaborated Design

SYNTHESIS

Run Synthesis

Open Synthesized Design

IMPLEMENTATION

Run Implementation

Open Implemented Design

SIMULATION - Behavioral Simulation - Functional - sim_1 - mux_4to1_tb

Scope

Search

Filter

Sort

Settings

Name	Design Unit	Block Type
mux_4to1_tb	mux_4to1_tb	Verilog Mo
uut	mux_4to1	Verilog Mo
glbl	glbl	Verilog Mo

Objects

Search

Filter

Settings

Name	Value	Data Type
sel[1:0]	3	Array
d0	0	Logic
d1	1	Logic
d2	0	Logic
d3	1	Logic
y	1	Logic

mux_4to1.vmux_4to1_tb.vUntitled 5

Search

Filter

Settings

Name	Value
sel[1:0]	3
d0	0
d1	1
d2	0
d3	1
y	1

0.000 ns10.000 ns20.000 ns30.000 ns33.544 ns

0123

Tcl Console

Search

Filter

Settings

\$finish called at time : 40 ns : File "C:/Users/mukes/project_30/project_30.srscs/sim_1/new/mux_4to1_tb.v" Line 24

INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux_4to1_tb_behav' loaded.

INFO: [USF-XSim-97] XSim simulation ran for 1000ns

launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3334.461 ; gain = 0.000

Type a Tcl command here

Sim Time: 40 ns

1

Search

21-08-2026 13:42

ENG IN

45%